Broadband current-mode logic static divide-by-2 and divide-by-4 circuits fabricated in 65-nm CMOS are presented. The low-power frequency dividers are analyzed in a geometric way. The selfoscillation frequency and locking range of current-mode dividers are analyzed based on current vectors. A systematic design methodology is proposed to reduce power consumption and enhance the locking range. The divide-by-2 circuit operates from 8 to 40 GHz with 0 dBm input signal and consumes dc power of 4.6 mW with a 1.0 V supply. The divide-by-4 circuit operates from 12.4 to 38.4 GHz with 0 dBm input signal and consumes dc power of 7.5 mW with a 1.0 V supply. The core areas of divide-by-2/4 circuits are only 25 × 33 µm 2 and 47 × 28 µm 2 respectively. INDEX TERMS Frequency dividers, CMOS, millimeter-wave IC, low power.
I. INTRODUCTION
The Federal Communications Commission (FCC) has allocated 24, 28, 37 and 39 GHz bands as key frequency bands for 5G millimeter-wave (mm-Wave) communication [1] . As CMOS gate size scales aggressively, the technology has provided high-speed performance for the mm-Wave analog system and is becoming a strong candidate for the 5 th generation communication design platform [2] . A frequency divider is an essential building block in the highperformance frequency synthesizer to guarantee high-quality 5G links. Injection-locked frequency dividers (ILFD) and current-mode logic (CML) frequency dividers are widely used in the mm-Wave band. Injection-locked dividers lend themselves to the higher frequency of operation and less power consumption but occupy more area and provide limited locking range (LR) [3] . Compared to the injection-locked divider, the current-mode logic divider is an attractive candidate featured by the wide locking range [4] . Therefore, it is able to cover the complete 5G millimeter-wave bands worldwide from 24 to 40 GHz. A wide LR is also necessary to overcome the process-voltage-temperature (PVT) variations.
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The different insights have been presented to analyze the CML frequency dividers. Traditionally,the analysis of the block is based on digital flip-flops [5] . This method fails to explain the self-oscillation and the existence of the lower limit of operation frequency. The work in [6] models the CML divider as a single-balanced mixer and with steady-complex analysis at output frequency but fails to explain the upper limit of the locking range. The work in [7] presents a novel insight based on injection-locking phenomena but does not detail the analysis of working conditions. In this brief, the main determinants of self-oscillation frequency, small-signal gain, and boundaries of locking range are proposed, which are applicable to CML dividers with any frequency division ratio. A geometric analysis of CML dividers is detailed in a straightforward way. A systematic design methodology is proposed to improve LR and reduce power consumption. Fabricated in 65-nm CMOS, divide-by-2 and divide-by-4 circuits achieve measured LRs from 8 to 40 GHz and from 12.4 to 38.4 GHz respectively with 0 dBm input power level. This paper is organized as follows. Section II describes the proposed geometric analysis of the frequency dividers. The main determinants of self-oscillation frequency, smallsignal gain, and locking range are analyzed. Design and implementation details are given in Section III. Section IV provides the measurement results of two CML dividers designs.Concluding remarks are given in Section V.
II. GEOMETRIC ANALYSIS OF THE FREQUENCY DIVIDERS
A cascade of an even number of latches closed in a feedback loop can realize a frequency divide-by-n circuit [8] . CML dividers can be viewed as master-slave flip-flops consisting of CML latches. The CML latch is composed of an input differential pair (M D ), a cross-coupled pair (M N ) and a clocked pair (M C , M L ) as depicted in Fig. 1 . The topologies of divideby-2 and divide-by-4 circuits are shown in Fig.2 .
CML dividers have two operating states, input-locked (IL) mode and self-oscillation (SO) mode. In the absence of an input signal, the circuit simply works as a ring oscillator. In the IL mode, the circuit behaves as an oscillator that is injection-locked to the input signal. A unified model for injection-locked frequency dividers depicted in Fig. 3 has been presented in [9] and is also applicable to the analysis of CML dividers. Assume that f (v IN , v O ) is a memoryless 
where Fig. 4 . The operation of the CML divide-by-n circuit must fulfill three conditions which will be the basis of the following analysis. First, the total phase shift of the loop is 360
• . Since the negative feedback introduces 180
• , the signal in each latch experiences (180/n) • frequency-dependent phase shift, Second, the small-signal loop gain at the self-oscillation frequency (f OSC ) is larger than unity. Third, the differential pair experiences nearly complete switching. The first two conditions are consistent with the Barkhausen criterion. The last one makes equivalent harmonic mixers work properly. VOLUME 8, 2020 
A. THE ANALYSIS OF SELF-OSCILLATION FREQUENCY
Since signals v D and v O are (180/n) • frequency-dependent phase shift, v D and v O have (180/n) • phase difference. Hence the phase of I Na lags that of I Da by 90 • in divide-by-2, and 45 • in divide-by-4. According to equation (1), the phase difference between I Db and I Nb is equal to that of I Da and I Na . Assuming that the initial phase of the AC current I Na is 0 • , I T can be given by
where I OSC = I Da + I Na , I inj = I Db + I Nb . These current components operate at output frequency ω O with different amplitudes and phases and can be treated as vectors. In Fig. 5 
where Z RC is the impedance of the RC network. I T Z RC and I Na must remain in phase. Therefore, the RC network contributes a phase shift to cancel the phase of I T (i.e., ϕ). According to the phase-frequency characteristics of RC parallel circuits, We have
ϕ RC is the phase shift of the RC network at ω O . In SO mode, (i.e., I inj = 0 and I T = I OSC ), vectors of I Da , I Na and I OSC form a triangle as depicted in Fig. 5 . Then the phase shift ϕ 0 can be obtained as
The self-oscillation frequency can be calculated from (4) and (5)
It can be rewritten as
where α = |I Da | |I Na | Assume that the two equivalent harmonic mixers have the same conversion gain. Then
Obviously, ω OSC is positively related to α and inversely proportional to RC. It is a feasible method to enhance selfoscillation frequency ω OSC by increasing α. Further analysis shows that ω OSC is negatively related to frequency division ratio n (n≥2), which means high output frequency is hard to achieve in case of a large n. Simulation results confirm the relationship between ω OSC and α as depicted in Fig. 6 . The curve is flatter with a large n. If we keep α constant, ω OSC and I SS1,2 are irrelevant. The simulation has been done and the results are depicted in Fig. 7 . 
B. THE SMALL SIGNAL GAIN OF RING OSCILLATOR
The above analyses are based on the phase conditions of the Barkhausen criterion. In this part, the small-signal gain of CML dividers at ω OSC is discussed.
v O and v O can be expressed in the form of amplitude and phase.
From equation (3), I OSC can also be expressed as
The real part of I OSC flows through the resistor R and the imaginary part charges and discharges the capacitor. It can be obtained through further calculations as
Substitute formula (7) into (12) and (13) . We get that (12) and (13) are equivalent at the self-oscillation frequency. Therefore, the second condition of the Barkhausen criterion can be expressed as
Consistent with intuition, the small-signal gain is positively related to transconductance g mD and g mN and is also proportional to R. Besides, as the angle between I Da and I Na becomes smaller (i.e., a large n), I OSC increases and a larger gain can be obtained.
C. THE LOCKING RANGE OF CML DIVIDERS
When an input signal is applied, the circuit can no longer oscillate at ω OSC , because the phase of I T at this frequency deviates from ϕ 0 by θ. Assuming that I inj is constant and the phase difference θ between I inj and I OSC varies from 0 • to 360 • , the end-point of vector I T forms an input locked circle as depicted in Fig. 8(a) . Considering angle θ, not every point on the circle is a solution for the circuit, but it is useful for the circuit behavior visualization. The angle of I T varies by ϕ corresponding to the LR under this I inj as shown in Fig. 8(a) and Fig. 9 .
According to the third condition, for M D and M N to undergo near-complete switching, a sufficient output voltage is required. It can be given by
(15) VOLUME 8, 2020 Also,
Hence, the following condition must be satisfied:
The LR of CML dividers can be expressed as
where C consists of parasitic capacitances at the output. It can be expressed as C = C DB1 +C GD1 +C GS2 +C DB2 +4C GD2 + C Load . The subscripts ''1'' and ''2'' represent the parasitic capacitances of M D and M N , respectively. Since every stage of the circuit is the same, C Load is approximately equal to C GS1 . C is difficult to design accurately, therefore the main determinants of LR in the design are ϕ, ϕ 0 , and R. The direct way to enhance ϕ is to increase the input signal power. ϕ is positively related to |I inj |. Near ω OSC , the CML dividers can work with a small input signal. Beyond the point of ω OSC , the required input signal must increase, thus forming a ''V'' shaped sensitivity curve. However, as |I inj | increases, the value of ϕ max is limited by V Omin /R (see Fig. 8(a) ). When |I inj | is relatively small and constant, ϕ can also be improved by lowering |I OSC | as shown in Fig. 8(b) . In other words, if the input signals have the same power, the larger the I SS , the smaller the bandwidth. The simulation results confirm this analysis conclusion as shown in Fig. 10 . Based on the previous analysis, the increase of ϕ 0 must be achieved by increasing α. In this case, the input locked circle will move to the straight line V Omin /R. ϕ max is almost unchanged and ϕ min increases, which means ϕ decreases and so does LR.
Comparing to the influence of ϕ and ϕ 0 on LR, R affects LR in two different ways. On one hand, the increase of R relaxes the restrictions of ϕ max . On another hand, a greater R leads to a steeper phase-frequency curve of RC which means a narrower LR as depicted in Fig. 9 . When R is relatively small, the former way is dominant, and LR increases as R increases. As R becomes larger, the increase of R is no longer helpful for the improvement of LR, and it also reduces the operating frequency. The simulation results are presented in Fig. 11 . 
III. CIRCUITS IMPLEMENTATION
Locking range, operating frequency and power consumption of CML dividers are correlated parameters. we need to make a trade-off between these parameters for certain optimization targets. Generally, the design requirement is to achieve the required locking range and output voltage V Omin with a minimum of power consumption P DC . Then P DC can be expressed as
P DC can be optimized by lowering I SS2 and α. Assume that LR, V Omin , and input power are given design requirements.
The systematic design methodology of CML dividers is summarized as follows. 1) Preset initial values of I SS2, ω OSC , and α. 2) Select the size of M D and M N satisfying (15) to ensure that M D and M N can be fully switched. Determine the size and the bias voltage of M C and M L according to the I/V characteristics. 3) Calculate parasitic capacitance C. 4) R can be obtained according to Eq. 7. 5) Verify that the circuit is capable of self-oscillation, if not, increase I SS2 and redesign. 6) Verify that the LR meets design requirements until the minimum I SS2 is obtained and that the circuit has sufficient gain to oscillate as depicted in Fig. 12. 7 ) Smaller α can be obtained through iterative design to achieve lower power consumption.
Based on the proposed methodology, divide-by-2 and divide-by-4 blocks are realized in CMOS 65-nm technology. For covering the mm-Wave 5G band, the maximum operating frequencies of divide-by-2/4 blocks are designed to be 40 GHz and 38 GHz respectively. The I SS1 and I SS2 of divide-by-2 block are both 670 µA, while I SS1 and I SS2 of divide-by-4 block are both 750 µA. The dimensions for all the transistors are summarized in TABLE 1. For testing purposes, an ultra-broadband transformer-based matching network with −3 dB loss is added at the input of each divider while an inverter-based buffer amplifier is added at the output.
IV. MEASUREMENT RESULTS
Fabricated in 65-nm CMOS, Fig. 13 shows the chip micrographs. The core areas of divide-by-2 and divide-by-4 circuits are 25 × 33µm 2 and 47 × 28µm 2 respectively. The implemented dividers have been tested on a high-frequency probe station. In Fig. 14, the complete test-chip diagram is shown. The each divider is followed by a buffer driving the 50 impedance of the spectrum analyzer. The highfrequency input signals are connected through GSG probes and a transformer-based matching network used to convert input signals from single -to differential. The input power is varied from -40 to 0 dBm. The sensitivity curves of dividers based on theoretical analysis, simulation and measurement are depicted in Fig. 15 . The results of theoretical analysis and simulation have a good fit. Due to process variations, the measured results deviate from the simulation results. A locking range from 8 to 40 GHz divide-by-2 block and a of output with 0 dBm input signal are depicted in Fig. 16 . Fig. 17 and Fig. 18 compare the measured phase noise of divide-by-2 and divide-by-4 respectively with a 24 GHz input signal. The output phase noise is 5.67 dB and 11.01 dB lower respectively at 100 kHz frequency offset, which is very close to the theoretical value of 20log 10 (n).
In TABLE 2, this work is compared with prior-art frequency dividers in CMOS. The proposed dividers achieve competitive FoM [15] with the smallest core area for the same f in /f out , verifying the effectiveness of the proposed design methodology.
V. CONCLUSION
This work addresses the geometric analysis and systematic design of CML static frequency dividers. The optimum conditions of self-oscillation frequency and LR have been derived to achieve wideband low-power dividers. Fabricated in 65-nm CMOS technology, the divide-by-2/4 blocks operate from 8 to 40 GHz and from 12.4 to 38.4 GHz respectively with 0 dBm input signal and consume 4.6 mW and 7.5 mW of P DC respectively.
